# YUN-RONG (LAUREN) LUO

# □+1-774-991-9349 | ⊠yunrong@umich.edu | ♦ https://lauren-yrluo.github.io

# RESEARCH

**Current Topic** Analyze the **security** of **distributed protocols** using **formal methods**. **General Interest** Software/hardware model checking, Satisfiability (SAT, QBF, SMT), proof systems and proof complexity.

# **EDUCATION**

### University of Michigan, Ann Arbor

Ph.D. in Computer Science and Engineering

- Advisor: Prof. Karem Sakallah
- Culmulative GPA: 3.85/4.0

### National Taiwan University (NTU)

M.S. in Electronics Engineering

- Advisor: Prof. Jie-Hong Roland Jiang
- Culmulative GPA: 4.12/4.30

B.S. in Electrical Engineering

• Cumulative GPA: 4.05/4.30 (rank: 31/189)

# PUBLICATIONS

- 1. **Yun-Rong Luo**, Aman Goel, Karem Sakallah, "Forward Reachability and Logic Minimization for Systematic Derivation of Inductive Invariants for Distributed Protocols." (In submission)
- 2. Yun-Rong Luo, Aman Goel, Karem Sakallah, "SAT-Based Quantified Symmetric Minimization of the Reachable States of Distributed Protocols: An Update." 2024 International Symposium On Leveraging Applications of Formal Methods, Verification and Validation (ISoLA), 2024 [link]
- 3. Che Cheng\*, **Yun-Rong Luo**\*, Jie-Hong Roland Jiang, "Knowledge Compilation for Incremental and Checkable Stochastic Boolean Satisfiability." 2024 International Joint Conference on Artificial Intelligence (IJCAI), 2024 [link]
- 4. **Yun-Rong Luo**\*, Che Cheng\*, Jie-Hong Roland Jiang, "A Resolution Proof System for Dependency Stochastic Boolean Satisfiability." Journal of Automated Reasoning, 2023 [link]
- 5. Yu-Neng Wang\*, **Yun-Rong Luo**\*, Po-Chun Chien\*, Ping-Lun Wang, Hao-Ren Wang, Wan-Hsuan Lin, Jie-Hong Roland Jiang, Chung-Yang Ric Huang, "Compatible Equivalence Checking of X-Valued Circuits." 2021 IEEE/ACM International Conference On Computer Aided Design (ICCAD), 2021 [link]

# SOFTWARE PROJECTS

I am the primary designer of:

- FoRSMin: an inductive invariant synthesizer for distributed protocols using forward reachability and logic minimization.
- cert-SSAT: a toolchain for certifying results of a stochastic Boolean satisfiability (SSAT) solver.

I contributed to:

• SharpSSAT: a state-of-the-art stochastic Boolean satisfiability (SSAT) solver.

# HONORS AND AWARDS

2021 Research Creativity Award, Ministry of Science and Technology of Taiwan (awarded to 200/3000+ research works)
2020 1<sup>st</sup> Place, Problem A, 2020 CAD Contest at ICCAD (186 teams competed in 3 problems)
2020 College Student Research Scholarship, Ministry of Science and Technology of Taiwan

## **TEACHING EXPERIENCE**

EECS 270: Introduction to Logic Design (UMich)			
Graduate Student Instructor Logic Synthesis and Verification (NTU) Teaching Assistant WORK EXPERIENCE	09/2024-12/2024 09/2021-01/2022		
		Cadence Design Systems	Hsinchu, Taiwan
		R&D Intern, Formal Verification Team	07/2020-09/2020

## SKILLS

**Natural Languages** Mandarin (Native), English (Proficient, TOEFL: 114/120) **Programming Languages** C/C++, Python, Verilog, Shell scripting, Git, *ET*<sub>E</sub>X **Tools** SAT/SMT solvers, IVy, Berkeley ABC system Ann Arbor MI, USA 08/2023-Present

> Taipei, Taiwan 09/2021-2023

09/2017-06/2021